The Rambus VESA VDC-M 1.2 Encoder IP Core for Intel FPGAs implements a fully compliant VESA Display Compression-M (VDC-M) 1.2 decoder to deliver visually lossless video compression. The decoder supports various usage models, including typical MIPI Display Serial Interface 2 (MIPI DSI-2) usage models.

Download the brief to:

  • Learn the features and specifications
  • Review the block diagram
  • Check the available support and integration services

Fill out the form to receive your copy of the VESA VDC-M 1.2 Encoder product brief