Home > VESA DSC 1.2b Decoder for Intel FPGAs Product Brief
The Rambus VESA® Display Stream Compression (DSC) decoder IP core for Intel FPGAs deliver visually lossless video compression performance, enabling designers to handle the growing bandwidth requirements of cutting-edge displays with higher resolutions, faster refresh rates, and greater pixel depths.
Copyright © Rambus.com. All Rights Reserved. Privacy Policy | Trademark & Guidelines