Part of a full suite of memory controller add-on cores, the Read-Modify-Write Core handles misaligned bursts when an Error Correction Code (ECC) is being used. Read-Modify-Write write operations are by their very nature inefficient. The Read-Modify-Write core implements a prefetch architecture that maximizes the memory bus utilization as efficiently as possible.

Download this brief to:

  • Learn about the Read-Modify-Write Core

Read-Modify-Write Core Product Brief