The Rambus CSI-2 controller core is optimized for high performance, low power and small size. The core is fully compliant with the MIPI CSI-2 standard and implements all three layers defined therein: Pixel to Byte Packing, Low Level Protocol, and Lane Management.
Download this brief to:
- Check the features
- Review the block diagram
- Learn the deliverables

